



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/710,594	07/22/2004	Ching-Yu Tsai	MTKP0177USA	4593
27765	7590	12/01/2008		
NORTH AMERICA INTELLECTUAL PROPERTY CORPORATION P.O. BOX 506 MERRIFIELD, VA 22116			EXAMINER ZHAO, DAQUAN	
			ART UNIT 2621	PAPER NUMBER
			NOTIFICATION DATE 12/01/2008	DELIVERY MODE ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

winstonhsu.uspto@gmail.com
Patent.admin.uspto.Rcv@naipo.com
mis.ap.uspto@naipo.com.tw

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed 8/18/2008 have been fully considered but they are not persuasive.
2. On page 3 of the remark, applicant argues "checking for empty CIP packets is not checking DIF blocks in the DV stream".
3. Column 6, lines 46-67 and figure 4 of Xue teach "in the context of the present invention, the data blocks present within a CIP packet 20 are preferably DIF blocks 230 shown in figure 4A. Therefore, "checking for empty CIP packets is checking DIF blocks in the DV stream".
4. On pages 3-4 of the remark, applicant argues "checking for empty CIP packets is not indicative of an error in the DV stream".
5. Column 6, lines 27-35 of Xue teach the empty packet is indicative of "data reconstruction errors." Therefore, "checking for empty CIP packets is indicative of an error in the DV stream".

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

1. Claims 12 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hoshi et al (US 7,197,231 B2) and further in view of Xue et al (US 6,711,181 B1).
2. **In regards to claim 12**, Hoshi et al teach a method of storing digital video (DV) data, the method comprising the following steps: providing an interface module for receiving an incoming signal and converting the incoming signal into an incoming bit-stream (e.g. figure 1, column 2, line 58- column 3, line 5); directly receiving the incoming bit-stream from the interface module (e.g. figure 1, column 5, lines 50-61); de-multiplexing received blocks in the incoming bit-stream into at least video blocks being in video sections and audio blocks being in audio sections (e.g. figure 1, lines 11-18, the TS is de-multiplexed into video and audio and output to the video decoder and audio decoder separately); and storing the video blocks and audio blocks in a memory (e.g. e.g. column 5, lines 11-18 and column 6, lines 19-27). However, Hoshi et al fail to teach checking the incoming bit-stream for error. Xue et al teach checking the incoming bit-stream for error (e.g. column 2, lines 9-36 and column 2, line 66- column 3, line 29, parsing the CIP header to a buffer, and determine if the CIP data is empty, Column 6, line 19- column 7 line 5 of Xue et al teach the CIP packet includes the DIF block DV

Art Unit: 2621

data in the data field 28 and the data field 28 will occasionally be empty as a result of timing and/or source data availability considerations. Xue et al teach the problem when using the IEEE 1394, in column 2, lines 27-35, which is due to missing data in the CIP packet. column 2, line 66- column 3, line 29 of Xue et al teach checking if the incoming bit contains empty or non-empty CIP packet. Therefore the teaching of Xue et al read on the incoming bit-stream being a DV stream having data in frame (DIF) blocks; checking the incoming bit-stream for errors by checking the DIF blocks in the DV stream). It would have been obvious to one ordinary skill in the art at the time the invention was made to incorporate the teaching of Xue et al into the teaching of Hoshi et al to increase the reliability of the system.

Regarding claim 13, both Hoshi et al (e.g. column 2, lines 58-60) and Ihara (e.g. column 5, line 60) teach an IEEE 1394 interface.

3. Claims 1, 2 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hoshi et al (US 7,197, 231 B2) and Xue et al (US 6,711,181 B1) as applied to claim 12 above, and further in view of Ihara (US 7,199,891 B1).

See the teaching of Hoshi et al in claim 12 above.

In regards to claim 1, Hoshi et al also teach the incoming bit-stream is not buffered outside the interface module and the DV demuxer in column 5, lines 11-18. The de-multiplexer has a buffer storage inside. Hoshi et al fail to specify a memory coupled to the DV demuxer since buffer storage in the de-multiplexer is not shown. Ihara teaches a memory coupled to the DV demuxer (e.g. figure 2, memory 15 is

Art Unit: 2621

coupled to the de-multiplexer 14, column 5, line 56- column 6, line 2). It would have been obvious for one ordinary skill in the art at the time the invention was made to incorporate the teaching of Ihara into the teaching of Hoshi et al to buffer the data after the is de-multiplexed because coupling two devices takes routine skill in the art, and it would have been obvious for one ordinary skill to try coupling the memory and the de-multiplexer since the number of options for connecting these two devices are limited (see KSR decision, rational E: "obvious to try").

Regarding claim 2, both Hoshi et al (e.g. column 2, lines 58-60) and Ihara (e.g. column 5, line 60) teach an IEEE 1394 interface.

4. Claims 3, 4, 5 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hoshi et al (US 7,197,231 B2), Xue et al (US 6,711,181 B1) and Ihara (US 7,199,891 B1) as applied to claims 1, 2 above, and further in view of Okamori (US 2003/0,053,486 A1) and Tan et al (US 5,959,684)

See the teaching of Hoshi et al and Ihara above.

Regarding claim 3, Hoshi et al, Xue et al and Ihara fail to teach manages a write block pointer and determines if the incoming bit-stream is compliant with a DV format. Okamori teaches determines if the incoming bit-stream is compliant with a DV format (e.g. paragraph [0061]). It would have been obvious to one ordinary skill in the art at the time the invention was made to determine if the incoming bit-stream is compliant with a DV format as taught by Okamori before de-multiplexing the data stream in the system of Hoshi et al and Ihara to reduce error and increase the reliability of the system.

Hoshi et al, Xue et al Ihara and Okamori fail to specify a write block pointer. Tan et al teach a write block pointer driven by the requirements of the de-multiplexing process (e.g. column 2, lines 30-36). It would have been obvious to one ordinary skill in the art at the time the invention was made to incorporate the teaching of Tan et al in to the system of Hoshi et al, Ihara and Okamori to increase the data processing speed for writing the data into a buffer after the de-multiplexing process.

Regarding claim 4, Xue et al teach extractor receiving the incoming bit-stream and checking the incoming bit-stream for error (e.g. column 2, lines 9-36 and column 2, line 66- column 3, line 29, parsing the CIP header to a buffer, and determine if the CIP data is empty). It would have been obvious to one ordinary skill in the art at the time the invention was made to incorporate the teaching of Xue et al into the teaching of Hoshi et al, Ihara, Okamori and Tan et al to increase the reliability of the system.

Regarding claim 5, Xue et al teach the data extractor outputs received blocks of sections other than the video and audio sections to the host controller (column 2, line 66- column 3, line 29, parsing the CIP header to a buffer, and determine if the CIP data is empty).

Regarding claim 11, Tan et al teach storing the video and audio blocks in respective sections of the memory, the respective sections of the memory being determined according to the write block pointer; and storing the video and audio blocks within the respective sections according to a sequence number and a block number of each video and audio block in the incoming bit-stream (e.g. column 2, lines 23-45).

Art Unit: 2621

5. Claims 14, 16, 17, 15, and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hoshi et al (US 7,197,231 B2) and Xue et al (US 6,711,181 B1) as applied to claims 12,13 above, and further in view of Okamori (US 2003/0,053,486 A1) and Tan et al (US 5,959,684)

See the teaching of Hoshi et al above.

Regarding claims 14 and 15, Hoshi et al fail to teach manages a write block pointer and determine if the incoming bit-stream is compliant with a DV format. Okamori teaches determines if the incoming bit-stream is compliant with a DV format (e.g. paragraph [0061]). It would have been obvious to one ordinary skill in the art at the time the invention was made to determine if the incoming bit-stream is compliant with a DV format as taught by Okamori before de-multiplexing the data stream in the system of Hoshi et al and Xue et al to reduce error and increase the reliability of the system.

Hoshi et al, Ihara and Okamori fail to specify a write block pointer. Tan et al teach a write block pointer driven by the requirements of the de-multiplexing process (e.g. column 2, lines 30-36). It would have been obvious to one ordinary skill in the art at the time the invention was made to incorporate the teaching of Tan et al in to the system of Hoshi et al, Xue et al and Okamori to increase the data processing speed for writing the data into a buffer after the de-multiplexing process.

Regarding claim 16, Xue et al teach extractor receiving the incoming bit-stream and checking the incoming bit-stream for error (e.g. column 2, lines 9-36 and column 2, line 66- column 3, line 29, parsing the CIP header to a buffer, and determine if the CIP

Art Unit: 2621

data is empty). It would have been obvious to one ordinary skill in the art at the time the invention was made to incorporate the teaching of Xue et al into the teaching of Hoshi et al, Okamori and Tan et al to increase the reliability of the system.

Regarding claim 17, Xue et al teach the data extractor outputs received blocks of sections other than the video and audio sections to the host controller (column 2, line 66- column 3, line 29, parsing the CIP header to a buffer, and determine if the CIP data is empty).

Regarding claim 23, Tan et al teach storing the video and audio blocks in respective sections of the memory, the respective sections of the memory being determined according to the write block pointer; and storing the video and audio blocks within the respective sections according to a sequence number and a block number of each video and audio block in the incoming bit-stream (e.g. column 2, lines 23-45).

Allowable Subject Matter

6. Claims 6-10 and 18-22 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

All ground(s) of rejection are maintained. Accordingly, THIS ACTION IS MADE FINAL. See MPEG § 706.07 (a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136 (a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing data of this action. In the event a first reply is filed within TWO MONTHS of the mailing data of this action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period. Then the shortened statutory period will expire on the data the advisory action is mailed, and any

Art Unit: 2621

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing data of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the data of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daquan Zhao whose telephone number is (571) 270-1119. The examiner can normally be reached on M-Fri. 7:30 -5, alt Fri. off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tran Thai Q, can be reached on (571)272-7382. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Daquan Zhao

/Thai Tran/

Supervisory Patent Examiner, Art Unit 2621